- Qualified for Automotive Applications
- 33-mΩ (5-V Input) High-Side MOSFET Switch
- Short-Circuit and Thermal Protection
- Overcurrent Logic Output
- Operating Range . . . 2.7 V to 5.5 V
- Logic-Level Enable Input
- Typical Rise Time . . . 6.1 ms
- Undervoltage Lockout
- Maximum Standby Supply Current . . . 10 μA
- No Drain-Source Back-Gate Diode

- Available in 8-Pin SOIC Package
- Ambient Temperature Range . . . -40°C to 85°C
- ESD Protection . . . 2-kV Human-Body Model, 200-V Machine Model
- UL Listed File No. E169910

D PACKAGE (TOP VIEW)								
GND [ IN [ IN [ EN [	0 1 2 3 4	8 7 6 5	] OUT ] OUT ] <u>OU</u> T ] <u>OC</u>					

# description

The TPS202x family of power-distribution switches is intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices are  $50 \text{-m}\Omega$  N-channel MOSFET high-side power switches. The switch is controlled by a logic enable compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS202x limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent ( $\overline{OC}$ ) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.

The TPS202x devices differ only in short-circuit current threshold. The TPS2021 limits at 0.9-A load, the TPS2022 limits at 1.5-A load, and the TPS2024 limits at 3-A load (see Available Options). The TPS202x is available in an 8-pin small-outline integrated circuit (SOIC) package and operates over a junction temperature range of  $-40^{\circ}$ C to 125°C.

	GENERAL SWITCH CATALOG									
<b>33 mΩ, single</b>	TPS201xA <b>TPS202x</b> TPS203x	0.2 A – 2 A <b>0.2 A – 2 A</b> 0.2 A – 2 A	80 mΩ, dual	TPS2042 TPS2052 TPS2046 TPS2056	500 mA 500 mA 250 mA 250 mA	80 mΩ, triple	80 mΩ, quad			
80 mΩ, single	TPS2014 TPS2015 TPS2041 TPS2051 TPS2045 TPS2055	600 mA 1 A 500 mA 500 mA 250 mA 250 mA	260 mΩ IN1OOUT IN2OOUT	TPS2100/1 IN1 IN2 TPS2102/3 IN1 IN2	500 mA 10 mA /4/5 500 mA 100 mA	TPS2043 500 mA   TPS2053 500 mA   TPS2047 250 mA   TPS2057 250 mA	TPS2044 500 mA TPS2054 500 mA TPS2054 500 mA TPS2048 250 mA TPS2058 250 mA			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated

SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008


	AVAILABLE OPTIONS <sup>†</sup>									
Τ.	RECOMMENDED MAXIMUM CONTINUOU		TYPICAL SHORT-CIRCUIT CURRENT LIMIT AT 25°C	PACKAGED DEVICES <sup>‡</sup>						
TA	ENADLE	LOAD CURRENT (A)	(A)	$\begin{array}{c} \text{SMALL OUTLINE} \\ \text{(D)}^{\S} \end{array}$						
		0.6	0.9	TPS2021IDRQ1						
-40°C to 85°C	to 85°C Active low 1		1.5	TPS2022DRQ1						
		2	3	TPS2024IDRQ1						

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup>Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

\$ The D package is taped and reeled as indicated by the R suffix to device type (e.g., TPS2021IDRQ1).

# functional block diagram



# **Terminal Functions**

TER	MINAL	10	DECODIDEION
NAME	NO.	1/0	DESCRIPTION
EN	4	Ι	Enable input. Logic low turns on power switch.
GND	1	Ι	Ground
IN	2, 3	Ι	Input voltage
OC	5	0	Overcurrent. Logic output active low.
OUT	6, 7, 8	0	Power-switch output



# detailed description

#### power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 50 m $\Omega$  (V<sub>I(IN)</sub> = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled.

#### charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

#### driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 9-ms range.

### enable (EN)

The logic enable disables the power switch, the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10  $\mu$ A when a logic high is present on  $\overline{EN}$ . A logic zero input on  $\overline{EN}$  restores bias to the drive and control circuits and turns the power on.  $\overline{EN}$  is compatible with both TTL and CMOS logic levels.

# overcurrent (OC)

The  $\overline{OC}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed.

#### current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver, in turn, reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

#### thermal sense

An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately 140°C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 20°C, the switch turns back on. The switch continues to cycle off and on until the fault is removed.

#### undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I(IN)</sub> (see Note 1)	
Output voltage range, V <sub>O(OUT)</sub> (see Note 1)	
Input voltage range, V <sub>I(EN)</sub>	–0.3 V to 6 V
Continuous output current, I <sub>O(OUT)</sub>	internally limited
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	
Electrostatic discharge (ESD) protection: Human-Body Model (HBM)	2 kV
Machine Model (MM)	200V
Charged-Device Model (CDM) .	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW

# recommended operating conditions

		MIN	MAX	UNIT
Input voltage	VI(IN)	2.7	5.5	V
	VI(EN)	0	5.5	V
Continuous output current, IO	TPS2021	0	0.6	
	TPS2022	0	1	А
	TPS2024	0	2	
Operating virtual junction tempera	ure, TJ	-40	125	°C



# electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, $I_O$ = rated current, $\overline{EN}$ = 0 V (unless otherwise noted)

#### power switch

	PARAMETER	TEST CONDITIO	ns†	ТJ	MIN	TYP	MAX	UNIT
						33	43.5	
		V <sub>I(IN)</sub> = 5 V, I <sub>O</sub> = 1.8 A				38	57.5	
					44	62.5		
			25°C		37	48.5		
		V <sub>I(IN)</sub> = 3.3 V, I <sub>O</sub> = 1.8 A		85°C		43	68.5	
Static drain-source on-state rDS(on) resistance			125°C		51	87		
			25°C		30	43.5		
	$V_{I(IN)} = 5 V$ , $I_O = 1 A$		125°C		43	62.5		
	V <sub>I(IN)</sub> = 3.3 V, I <sub>O</sub> = 1 A		25°C		31	48.5		
			125°C		48	87	0	
	resistance			25°C		30	34	mΩ
	$V_{I(IN)} = 5 V$ , $I_{O} = 0.18 A$		85°C		35	41		
				125°C		39	47	
				25°C		33	37	
		V <sub>I(IN)</sub> = 3.3 V, I <sub>O</sub> = 0.18 A	85°C		39	46		
				125°C		44	56	
				25°C		33	36	
		$V_{I(IN)} = 5 V$ , $I_O = 0.6 A$ ,	TPS2021	125°C		44	48	
				25°C		37	40	
		$V_{I(IN)} = 3.3 \text{ V},  I_O = 0.6 \text{ A},$	TPS2021	125°C		51	59	
		$V_{I(IN)} = 5.5 \text{ V},  C_L = 1 \mu\text{F},$	R <sub>L</sub> = 10 Ω	25°C		6.1		
t <sub>r</sub> Rise time, output	Rise time, output	$V_{I(IN)} = 2.7 \text{ V},  C_L = 1 \ \mu\text{F},$	RL = 10 Ω	25°C		8.6		ms
	Fall time, output	$V_{I(IN)} = 5.5 \text{ V},  C_{L} = 1 \ \mu\text{F},$	$R_L = 10 \Omega$	25°C		3.4		ms
f	Rise time, output Fall time, output	$V_{I(IN)} = 2.7 \text{ V},  C_{L} = 1 \ \mu\text{F},$	$R_L = 10 \Omega$	25°C		3		1115

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

# enable input ( $\overline{EN}$ )

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{\text{IH}}$	High-level input voltage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 5.5 \text{ V}$	2		V
		$4.5 \text{ V} \leq \text{V}_{I(IN)} \leq 5.5 \text{ V}$		0.8	V
VIL	Low-level input voltage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 4.5 \text{ V}$		0.5	v
Ц	Input current	$\overline{EN} = 0 \text{ V or } \overline{EN} = V_{I(IN)}$	-0.5	0.5	μΑ
ton	Turnon time	$C_L$ = 100 $\mu$ F, $R_L$ = 10 $\Omega$		20	ms
toff	Turnoff time	$C_L$ = 100 $\mu$ F, $R_L$ = 10 $\Omega$		40	ms



SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008

# electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, $I_O$ = rated current, $\overline{EN}$ = 0 V (unless otherwise noted) (continued)

# current limit

	PARAMETER	TEST CONDITIONS <sup>†</sup>			TYP	MAX	UNIT
		$T_{1} = 25^{\circ}C, V_{1} = 5.5 V,$	TPS2021	0.66	0.9	1.1	
IOS Short-circuit output current		TPS2022	1.1	1.5	1.8	А	
		Device enable into short circuit	TPS2024	2	3	4.2	

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

#### supply current

PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
Cumply summer law level sutmit	No load on OUT		TJ = 25°C		0.3	1	
Supply current, low-level output	No load on OUT	$\overline{EN} = V_{I(IN)}$	$-40^\circ C \leq T_J \leq 125^\circ C$			10	μA
	$T_J = 25^{\circ}C$		58	75			
Supply current, high-level output	No load on OUT	<u>EN</u> = 0 V	$-40^\circ C \leq T_J \leq 125^\circ C$		75	100	μA
Leakage current	OUT connected to ground	$\overline{\text{EN}} = V_{I(IN)}$	$-40^\circ C \leq T_J \leq 125^\circ C$		10		μA

#### undervoltage lockout

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low-level input voltage		2		2.5	V
Hysteresis	$T_J = 25^{\circ}C$		100		mV


# overcurrent ( $\overline{OC}$ )


PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Output low voltage	$I_O = 10 \text{ mA}, V_{OL(OC)}$	0.4	V
Off-state current <sup>†</sup>	$V_{O} = 5 V$ , $V_{O} = 3.3 V$	1	μΑ

<sup>†</sup> Specified by design



# PARAMETER MEASUREMENT INFORMATION





#### **VOLTAGE WAVEFORMS**

### Figure 1. Test Circuit and Voltage Waveforms

# **Table of Timing Diagrams**

	FIGURE
Turnon Delay and Rise TIme	2
Turnoff Delay and Fall Time	3
Turnon Delay and Rise TIme with 1-µF Load	4
Turnoff Delay and Rise TIme with 1-μF Load	5
Device Enabled into Short	6
TPS2021 Ramped Load on Enabled Device	7
TPS2022 Ramped Load on Enabled Device	8
TPS2024 Ramped Load on Enabled Device	9
TPS2024 Inrush Current	10
3.7- $\Omega$ Load Connected to an Enabled TPS2021 Device	11
2.6- $\Omega$ Load Connected to an Enabled TPS2021 Device	12
2.6- $\Omega$ Load Connected to an Enabled TPS2022 Device	13
1.2- $\Omega$ Load Connected to an Enabled TPS2022 Device	14
0.9- $\Omega$ Load Connected to an Enabled TPS2024 Device	15
0.5- $\Omega$ Load Connected to an Enabled TPS2024 Device	16



SGLS260F – SEPTEMBER 2004 – REVISED JUNE 2008




Figure 2. Turnon Delay and Rise Time




Figure 4. Turnon Delay and Rise Time With 1- $\mu\text{F}$  Load




Figure 3. Turnoff Delay and Fall Time





Figure 5. Turnoff Delay and Fall Time With 1-µF Load



SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008



IO(OUT)

0 20 40 60




Figure 9. TPS2024 Ramped Load on Enabled Device




80 100 120 140 160 180 200

t – Time – ms Figure 8. TPS2022 Ramped Load on

**Enabled Device** 

SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008






Figure 10. TPS2024 Inrush Current






Figure 12. 2.6- $\Omega$  Load Connected to an Enabled TPS2021 Device






















# TPS2021-Q1, TPS2022-Q1, TPS2024-Q1 POWER-DISTRIBUTION SWITCHES SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008


# **TYPICAL CHARACTERISTICS**

			FIGURE
<sup>t</sup> d(on)	Turnon delay time	vs Output voltage	17
<sup>t</sup> d(off)	Turnoff delay time	vs Input voltage	18
t <sub>r</sub>	Rise time	vs Load current	19
t <sub>f</sub>	Fall time	vs Load current	20
	Supply current (enabled)	vs Junction temperature	21
	Supply current (disabled)	vs Junction temperature	22
	Supply current (enabled)	vs Input voltage	23
	Supply current (disabled)	vs Input voltage	24
IOS		vs Input voltage	25
	Short-circuit current limit	vs Junction temperature	26
rDS(on)		vs Input voltage	27
	Static drain-source on-state resistance	vs Junction temperature	28
		vs Input voltage	29
		vs Junction temperature	30
VI3	Undervoltage lockout		31

# **Table of Graphs**




# TURNOFF DELAY TIME






SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008






SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008








SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# TPS2021-Q1, TPS2022-Q1, TPS2024-Q1 POWER-DISTRIBUTION SWITCHES SGLS260F - SEPTEMBER 2004 - REVISED JUNE 2008





### **APPLICATION INFORMATION**




Figure 32. Typical Application

#### power-supply considerations

A  $0.01-\mu$ F to  $0.1-\mu$ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output and input pins is recommended when the output load is heavy. This precaution reduces power supply transients that may cause ringing on the input. Additionally, bypassing the output with a  $0.01-\mu$ F to  $0.1-\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

#### overcurrent

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 6). The TPS202x senses the short and immediately switches into a constant-current output.

In the second condition, the excessive load occurs while the device is enabled. At the instant the excessive load occurs, high currents may flow for a short time before the current-limit circuit can react (see Figure 11 through Figure 16). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 7 through Figure 9). The TPS202x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

# OC response

The  $\overline{OC}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter can be connected to the  $\overline{OC}$  pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low-impedance energy source, thereby reducing erroneous overcurrent reporting.



SGLS260F – SEPTEMBER 2004 – REVISED JUNE 2008




Figure 33. Typical Circuit for OC Pin and RC Filter for Damping Inrush OC Responses

# power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find  $r_{DS(on)}$  at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figure 27 through Figure 30. Next, calculate the power dissipation using:

 $\mathsf{P}_{D} = \mathsf{r}_{DS(on)} \times \mathsf{I}^{2}$ 

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 $\begin{array}{l} T_A = Ambient \ temperature \ \langle^\circ C) \\ R_{\theta JA} = Thermal \ resistance \ SOIC = 172^\circ C/W \end{array}$ 

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get an acceptable answer.

# thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS202x into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

# undervoltage lockout (UVLO)

A UVLO ensures that the power switch is in the off state at power-up. When the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems in which it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.



# generic hot-plug applications

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications (see Figure 34). Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Because of the controlled rise times and fall times of the TPS202x series, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS202x also ensures the switch is off after the card has been removed, and the switch is off during the next insertion. The UVLO feature assures a soft start with a controlled rise time for every insertion of the card or module.




Figure 34. Typical Hot-Plug Implementation

By placing the TPS202x between the  $V_{CC}$  input and the rest of the circuitry, the input power reaches this device first after insertion. The typical rise time of the switch is approximately 9 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.



# PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS2021IDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2022DRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2022DRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
TPS2024IDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2024IDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD**: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS2021-Q1, TPS2022-Q1, TPS2024-Q1 :

• Catalog: TPS2021, TPS2022, TPS2024

#### NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated